

IRF430

4.5A, 500V, 1.500 Ohm, N-Channel Power MOSFET

This N-Channel enhancement mode silicon gate power field effect transistor is an advanced power MOSFET designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching convertors, motor drivers, relay drivers, and drivers for high power bipolar switching transistors requiring high speed and low gate drive power. These types can be operated directly from integrated circuits.

Features


- 4.5A, 500V
- $r_{DS(ON)} = 1.500\Omega$
- Single Pulse Avalanche Energy Rated
- SOA is Power Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

Ordering Information

PART NUMBER	PACKAGE	BRAND
IRF430	TO-204AA	IRF430


NOTE: When ordering, use the entire part number.

Symbol




Packaging

JEDEC TO-204AA



NJ Semi-Conductors reserves the right to change test conditions, parameter limits and package dimensions without notice. Information furnished by NJ Semi-Conductors is believed to be both accurate and reliable at the time of going to press. However, NJ Semi-Conductors assumes no responsibility for any errors or omissions discovered in its use. NJ Semi-Conductors encourages customers to verify that datasheets are current before placing orders.



IRF430

Absolute Maximum Ratings $T_C = 25^\circ\text{C}$, Unless Otherwise Specified

	IRF430	UNITS
Drain to Source Breakdown Voltage (Note 1)	500	V
Drain to Gate Voltage ($R_{GS} = 20\text{k}\Omega$) (Note 1)	500	V
Continuous Drain Current	4.5	A
$T_C = 100^\circ\text{C}$	3.0	A
Pulsed Drain Current (Note 3)	18	A
Gate to Source Voltage	± 20	V
Maximum Power Dissipation	75	W
Dissipation Derating Factor	0.6	$\text{W}/^\circ\text{C}$
Single Pulse Avalanche Energy Rating (Note 4)	300	mJ
Operating and Storage Temperature	-55 to 150	$^\circ\text{C}$
Maximum Temperature for Soldering		
Leads at 0.063in (1.6mm) from Case for 10s	300	$^\circ\text{C}$
Package Body for 10s, See Techbrief 334	260	$^\circ\text{C}$


CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

1. $T_J = 25^\circ\text{C}$ to 125°C .

Electrical Specifications $T_C = 25^\circ\text{C}$, Unless Otherwise Specified


PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Drain to Source Breakdown Voltage	BV_{DSS}	$I_D = 250\mu\text{A}$, $V_{GS} = 0\text{V}$ (Figure 10)	500	-	-	V
Gate Threshold Voltage	$V_{GS(TH)}$	$V_{GS} = V_{DS}$, $I_D = 250\mu\text{A}$	2.0	-	4.0	V
Gate to Source Leakage Current	I_{GSS}	$V_{GS} = \pm 20\text{V}$			± 100	nA
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = \text{Rated } BV_{DSS}$, $V_{GS} = 0\text{V}$	-	-	25	μA
		$V_{DS} = 0.8 \times \text{Rated } BV_{DSS}$, $V_{GS} = 0\text{V}$, $T_J = 125^\circ\text{C}$	-	-	250	μA
On-State Drain Current (Note 2)	$I_{D(ON)}$	$V_{DS} > I_{D(ON)} \times r_{DS(ON)MAX}$, $V_{GS} = 10\text{V}$ (Figure 7)	4.5	-	-	A
Drain to Source On Resistance (Note 2)	$r_{DS(ON)}$	$I_D = 2.5\text{A}$, $V_{GS} = 10\text{V}$ (Figures 8, 9)	-	1.3	1.500	Ω
Forward Transconductance (Note 2)	g_{fs}	$V_{DS} \geq 10\text{V}$, $I_D = 2.7\text{A}$ (Figure 12)	2.5	3.2	-	S
Turn-On Delay Time	$t_d(ON)$	$V_{DD} = 250\text{V}$, $I_D \approx 4.5\text{A}$, $R_G = 12\Omega$, $R_L = 50\Omega$	-	11	17	ns
Rise Time	t_r	(Figures 17, 18) MOSFET Switching Times are Essentially Independent of Operating Temperature	-	15	23	ns
Turn-Off Delay Time	$t_d(OFF)$		-	35	53	ns
Fall Time	t_f		-	15	23	ns
Total Gate Charge (Gate to Source + Gate to Drain)	$Q_{g(TOT)}$	$V_{GS} = 10\text{V}$, $I_D \approx 6.0\text{A}$, $V_{DS} = 0.8 \times \text{Rated } BV_{DSS}$, $I_{g(REF)} = 1.5\text{mA}$ (Figures 14, 19, 20) Gate Charge is Essentially Independent of Operating Temperature	-	22	32	nC
Gate to Source Charge	Q_{gs}		-	3.5	-	nC
Gate to Drain "Miller" Charge	Q_{gd}		-	11	-	nC
Input Capacitance	C_{ISS}	$V_{DS} = 25\text{V}$, $V_{GS} = 0\text{V}$, $f = 1\text{MHz}$ (Figure 11)	-	600	-	pF
Output Capacitance	C_{OSS}		-	100	-	pF
Reverse Transfer Capacitance	C_{RSS}		-	30	-	pF
Internal Drain Inductance	L_D	Measured between the Contact Screw on the Flange that is Closer to Source and Gate Pins and the Center of Die	-	5.0	-	nH
Internal Source Inductance	L_S	Measured from the Source Lead, 6mm (0.25in) from the Flange and the Source Bonding Pad	-	12.5	-	nH
Thermal Resistance Junction to Case	$R_{\theta JC}$		-	-	0.83	$^\circ\text{C}/\text{W}$
Thermal Resistance Junction to Ambient	$R_{\theta JA}$	Free Air Operation	-	-	30	$^\circ\text{C}/\text{W}$



IRF430

Source to Drain Diode Specifications

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Continuous Source to Drain Current	I_{SD}	Modified MOSFET Symbol Showing the Integral Reverse P-N Junction Diode	-	-	4.5	A
Pulse Source to Drain Current (Note 3)	I_{SDM}		-	-	18	A
Source to Drain Diode Voltage (Note 2)	V_{SD}	$T_J = 25^\circ\text{C}$, $I_{SD} = 4.5\text{A}$, $V_{GS} = 0\text{V}$ (Figure 13)	-	-	1.4	V
Reverse Recovery Time	t_{rr}	$T_J = 25^\circ\text{C}$, $I_{SD} = 4.5\text{A}$, $dI_{SD}/dt = 100\text{A}/\mu\text{s}$	180	370	760	ns
Reverse Recovery Charge	Q_{RR}	$T_J = 25^\circ\text{C}$, $I_{SD} = 4.5\text{A}$, $dI_{SD}/dt = 100\text{A}/\mu\text{s}$	0.96	2	4.3	μC



NOTES:

2. Pulse test: pulse width $\leq 300\mu\text{s}$, duty cycle $\leq 2\%$.
3. Repetitive rating: pulse width limited by Max junction temperature. See Transient Thermal Impedance curve (Figure 3).
4. $V_{DD} = 50\text{V}$, starting $T_J = 25^\circ\text{C}$, $L = 25\text{mH}$, $R_G = 25\Omega$, peak $I_{AS} = 4.5\text{A}$. See Figures 15, 16.

Typical Performance Curves Unless Otherwise Specified




FIGURE 1. NORMALIZED POWER DISSIPATION vs CASE TEMPERATURE




FIGURE 2. MAXIMUM CONTINUOUS DRAIN CURRENT vs CASE TEMPERATURE




FIGURE 3. MAXIMUM TRANSIENT THERMAL IMPEDANCE