New Jersey Semi-Conductor Products, Inc.

20 STERN AVE.
SPRINGFIELD, NEW JERSEY 07081
U.S.A.

TELEPHONE: (973) 376-2922
(212) 227-6005
FAX: (973) 376-8960

IRF430

4.5A, 500V, 1.500 Ohm, N-Channel Power MOSFET

This N-Channel enhancement mode silicon gate power field effect transistor is an advanced power MOSFET designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching convertors, motor drivers, relay drivers, and drivers for high power bipolar switching transistors requiring high speed and low gate drive power. These types can be operated directly from integrated circuits.

Features

- 4.5A, 500V
- $r_{DS(ON)} = 1.500\Omega$
- Single Pulse Avalanche Energy Rated
- SOA is Power Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

Ordering Information

PART NUMBER	PACKAGE	BRAND
IRF430	TO-204AA	IRF430

NOTE: When ordering, use the entire part number.

Symbol



Packaging

JEDEC TO-204AA



Absolute Maximum Ratings $T_C = 25^oC$, Unless Otherwise Specified

		IRF430	UNITS
Drain to Source Breakdown Voltage (Note 1)	V_{DS}	500	V
Drain to Gate Voltage (R_{GS} = 20kΩ) (Note 1)	V_{DGR}	500	V
Continuous Drain Current	I_D	4.5	A
$T_C = 100^oC$	I_D	3.0	A
Pulsed Drain Current (Note 3)	I_{DM}	18	A
Gate to Source Voltage	V_{GS}	±20	V
Maximum Power Dissipation	P_D	75	W
Dissipation Derating Factor		0.6	W/°C
Single Pulse Avalanche Energy Rating (Note 4)	E_{AS}	300	mJ
Operating and Storage Temperature	T_J, T_{STG}	-55 to 150	°C
Maximum Temperature for Soldering			
Leads at 0.063in (1.6mm) from Case for 10s	T_L	300	°C
Package Body for 10s, See Techbrief 334	T_{pkg}	260	°C

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

1. $T_J = 25^oC$ to 125^oC.

Electrical Specifications $T_C = 25^oC$, Unless Otherwise Specified

PARAMETER	SYMBOL	TEST CONDITIONS		MIN	TYP	MAX	UNITS
Drain to Source Breakdown Voltage	BV_{DSS}	I_D = 250μA, V_{GS} = 0V (Figure 10)		500	-	-	V
Gate Threshold Voltage	$V_{GS(TH)}$	$V_{GS} = V_{DS}$, I_D = 250μA		2.0	-	4.0	V
Gate to Source Leakage Current	I_{GSS}	V_{GS} = ±20V				±100	nA
Zero Gate Voltage Drain Current	I_{DSS}	V_{DS} = Rated BV_{DSS}, V_{GS} = 0V		-	-	25	μA
		V_{DS} = 0.8 x Rated BV_{DSS}, V_{GS} = 0V, $T_J = 125^oC$		-	-	250	μA
On-State Drain Current (Note 2)	$I_{D(ON)}$	$V_{DS} > I_{D(ON)} \times r_{DS(ON)MAX}$, V_{GS} = 10V (Figure 7)		4.5	-	-	A
Drain to Source On Resistance (Note 2)	$r_{DS(ON)}$	I_D = 2.5A, V_{GS} = 10V (Figures 8, 9)		-	1.3	1.500	Ω
Forward Transconductance (Note 2)	g_{fs}	$V_{DS} \geq 10V$, I_D = 2.7A (Figure 12)		2.5	3.2	-	S
Turn-On Delay Time	$t_{d(ON)}$	V_{DD} = 250V, $I_D \approx 4.5A$, R_G = 12Ω, R_L = 50Ω (Figures 17, 18) MOSFET Switching Times are Essentially Independent of Operating Temperature		-	11	17	ns
Rise Time	t_r			-	15	23	ns
Turn-Off Delay Time	$t_{d(OFF)}$			-	35	53	ns
Fall Time	t_f			-	15	23	ns
Total Gate Charge (Gate to Source + Gate to Drain)	$Q_{g(TOT)}$	V_{GS} = 10V, $I_D \approx 6.0A$, V_{DS} = 0.8 x Rated BV_{DSS}, $I_{g(REF)}$ = 1.5mA (Figures 14, 19, 20) Gate Charge is Essentially Independent of Operating Temperature		-	22	32	nC
Gate to Source Charge	Q_{gs}			-	3.5	-	nC
Gate to Drain "Miller" Charge	Q_{gd}			-	11	-	nC
Input Capacitance	C_{ISS}	V_{DS} = 25V, V_{GS} = 0V, f = 1MHz (Figure 11)		-	600	-	pF
Output Capacitance	C_{OSS}			-	100	-	pF
Reverse Transfer Capacitance	C_{RSS}			-	30	-	pF
Internal Drain Inductance	L_D	Measured between the Contact Screw on the Flange that is Closer to Source and Gate Pins and the Center of Die	Modified MOSFET Symbol Showing the Internal Devices Inductances 	-	5.0	-	nH
Internal Source Inductance	L_S	Measured from the Source Lead, 6mm (0.25in) from the Flange and the Source Bonding Pad		-	12.5	-	nH
Thermal Resistance Junction to Case	$R_{\theta JC}$			-	-	0.83	°C/W
Thermal Resistance Junction to Ambient	$R_{\theta JA}$	Free Air Operation		-	-	30	°C/W

Source to Drain Diode Specifications

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Continuous Source to Drain Current	I_{SD}	Modified MOSFET Symbol Showing the Integral Reverse P-N Junction Diode 	-	-	4.5	A
Pulse Source to Drain Current (Note 3)	I_{SDM}		-	-	18	A
Source to Drain Diode Voltage (Note 2)	V_{SD}	$T_J = 25^oC$, $I_{SD} = 4.5A$, $V_{GS} = 0V$ (Figure 13)	-	-	1.4	V
Reverse Recovery Time	t_{rr}	$T_J = 25^oC$, $I_{SD} = 4.5A$, $dI_{SD}/dt = 100A/\mu s$	180	370	760	ns
Reverse Recovery Charge	Q_{RR}	$T_J = 25^oC$, $I_{SD} = 4.5A$, $dI_{SD}/dt = 100A/\mu s$	0.96	2	4.3	µC

NOTES:

2. Pulse test: pulse width ≤ 300µs, duty cycle ≤ 2%.
3. Repetitive rating: pulse width limited by Max junction temperature. See Transient Thermal Impedance curve (Figure 3).
4. $V_{DD} = 50V$, starting $T_J = 25^oC$, L = 25mH, $R_G = 25\Omega$, peak $I_{AS} = 4.5A$. See Figures 15, 16.

Typical Performance Curves Unless Otherwise Specified



FIGURE 1. NORMALIZED POWER DISSIPATION vs CASE TEMPERATURE



FIGURE 2. MAXIMUM CONTINUOUS DRAIN CURRENT vs CASE TEMPERATURE



FIGURE 3. MAXIMUM TRANSIENT THERMAL IMPEDANCE